We show that all sets that are c omplete for NP under non-uniform AC 0 reductions are isomorphic under non-uniform AC 0 -computable isomorphisms. Furthermore, these sets remain NP-complete even under non-uniform NC 0 reductions.
Introduction
The notion of complete sets in complexity classes provides one of the most useful tools currently available for classifying the complexity of computational problems. Since the mid-1970's, one of the most durable conjectures about the nature of complete sets is the Berman-Hartmanis conjecture BH77 , which states that all sets complete for NP under polynomial-time many-one reductions are p-isomorphic; essentially this conjecture states that the complete sets are all merely di erent encodings of the same set. Two sets A and B are considered p-isomorphic if there is a 1-1 function from A onto B that is polynomialtime computable and polynomial-time i n vertible. Although the isomorphism conjecture was originally stated for the NP-complete sets, subsequent w ork has considered whether the complete sets for other complexity classes C and under other notions of reducibility collapse to an isomorphism type. In this paper, we prove such an analogue of the Berman-Hartmanis conjecture in a very natural setting: all sets complete for NP under AC The remainder of the introduction will present a more detailed description of these theorems and previous related work.
The Isomorphism Theorem
The Berman-Hartmanis conjecture has inspired a great deal of work in complexity theory, and we cannot review all of the previous work here. For an excellent survey, see KMR90 . We d o w ant to call attention to two general trends this work has taken, regarding 1 one-way functions, and 2 more restrictive reducibilities.
One-way functions in the worst case sense are functions that can be computed in polynomial-time, but whose inverse functions are not polynomial-time computable. Beginning with JY85 see also KMR95, Se92, KLD86 , among others many authors have noticed that if worst case one-way functions exist, then the Berman-Hartmanis conjecture might not be true. In particular, if f is one-way, nobody has presented a general technique for constructing a p-isomorphism between SAT and fSAT, even though fSAT is clearly NP-complete. Rogers Ro95 does show h o w to construct such isomorphisms relative t o a n oracle. However, the focus of our work is on non-relativized classes. Note also that it has been shown in KMR88, JPY94 that there are non-complete degrees where isomorphisms can be constructed; however the focus of our work is on complete degrees.
An even stronger notion than one-way functions is that of average case one-way functions: these are polynomial-time computable functions whose inverse can be e ciently computed only on a negligible fraction of the range. Advances in the theoretical foundations of cryptography h a ve shown that average case one-way functions can be used to construct pseudo-random" functions that are computable in polynomial-time HILL90 . For an excellent distillation of the most important results in this area we recommend Lu96 . Intuitively, i f f is a polynomial-time, random-like function, fSAT is NP-complete, but has no apparent structure to facilitate the construction of an isomorphism to SAT. Kurtz, Mahaney, and Royer KMR95 are able to make this intuition technically precise in the random oracle setting. They show that when f is a truly random function, fSAT is not isomorphic to SAT e v en when f is given as an oracle. This suggests that a pseudo-random f might similarly guarantee that no isomorphism to fSAT is possible. As we argue below, the results in this paper greatly undermine our con dence in this approach to resolving the Berman-Hartmanis conjecture.
Our Isomorphism Theorem negates the above i n tuition in two important special cases. Firstly, it is easy to observe that there a r e worst-case one-way functions in uniform NC 0 if there are any one-way functions at all. Thus, if the worst-case one-way functions are su ciently easy to compute, the intuition that worst-case one-way functions cause the isomorphism conjecture to fail is incorrect.
Secondly, w e prove that all sets complete for NP under AC 0 reductions are complete under reductions that are computable via depth two AC 0 circuits, and these sets are all isomorphic to SAT under isomorphisms computable and invertible by A C 0 circuits of depth three. But it is known that there are functions computable in AC 0 that are average-case hard to compute for AC 0 circuits of depth three, and that this allows one to produce output that appears pseudorandom to AC 0 circuits of depth three Ni92 . Using these tools, one can construct one-one functions f, many of whose output bits look random to depth three circuits. Although one might believe that for such a function f, fSAT should appear random to AC 0 circuits of depth three, there is nonetheless a reduction from SAT t o fSAT computable in depth two, and an isomorphism computable and invertible in depth three.
Nevertheless, we refrain from concluding that our results indicate that the isomorphism conjecture is true. What is true in the AC 0 settings need not hold for the much more general polynomial-time settings.
There has been previous work on versions of the isomorphism conjecture for more restrictive reducibilities see e.g., Ag94, ABI93 . In fact, in Ag94 a class of reductions, 1-NL, was presented such that the 1-NL-complete sets in natural unrelativized complexity classes are all 1-NL-isomorphic. However, all such reductions can be inverted in polynomial time. For instance, the 1-L and 1-NL reductions in Ag94, Ag95 and earlier work, and the rst-order projections considered in ABI93 have this property. A possible exception is the so-called 1-omL reducibility" considered in Ag94 , which shares the non-invertibility property o f NC 0 and AC 0 reductions considered here. However 1-omL reducibility is a rather contrived reducibility i n vented solely for the purpose of proving the collapse" result in Ag94 , and the proof of that result relies heavily on the invertibility of the related 1-L and 1-NL reductions. That is not the case with the results presented in this paper. Additionally, w e show that the sets that are complete under the reducibilities considered in Ag94 are in fact complete under NLOG-uniform projections, and hence are also complete under NC 0 reductions. Thus the complete sets considered in Ag94 are a subclass of the sets for which w e present isomorphisms.
One of the major goals of the work presented here is to correct a shortcoming of the results presented in ABI93 . In ABI93 , it is shown that, for essentially any natural complexity class C, the sets complete for C under rst-order projections are all isomorphic under rst-order isomorphisms. The shortcoming of ABI93 to which w e refer is this: the complete degree under rst-order projections is properly contained i n the isomorphism type of the complete sets. In order to improve the result in ABI93 to obtain a true analog of the Berman-Hartmanis conjecture BH77 it would be necessary to show that the complete degree under rst-order reductions coincides exactly with the rst-order isomorphism type of the complete sets. Since rst-order reductions are precisely the functions computable by uniform families of AC 0 circuits BIS90 , the result we present here can be seen as correcting this defect in ABI93 , except for the question of uniformity.
Note that, since rst-order projections are a very restricted sort of NC 0 reduction, our result showing that the sets complete under AC 0 reductions are all AC 0 -isomorphic would be a strict improvement of ABI93 if not for the question of uniformity. ABI93 w orks in the Dlogtime-uniform setting; our results are known to hold only in the less-restrictive P-uniform setting in some cases and in the non-uniform setting. We believe that the result for non-uniform reducibilities is interesting in its own right, and that the technical aspects of the argument lend additional interest to this work.
The Gap Theorem
A curious, often observed fact is that all sets known to be NP-complete under polynomialtime, many-one reductions remain NP-complete under many-one, AC 0 reductions or, even weaker reductions. This is interesting because AC 0 is known to compute a much smaller class of functions than polynomial-time. It is not known if each polynomial-time reduction to an NP-complete set can always be replaced by a n A C 0 reduction. In this paper, we prove that such a gap in the power of reductions does exist between AC 0 and NC 0 : a n y set that is NP-complete under non-uniform AC It is instructive to consider the standard reduction from 3SAT to CLIQUE. For each clause i, for each of its literals L, w e create a node i; L. Place an edge between nodes i; L and j; M if and only if i 6 = j and L is not the negation of M. The resulting graph contains a clique of one third its size if and only if the original 3SAT formula is satis able.
We x a particular choice of encoding a 3SAT formula with n clauses. Each literal will be encoded as a 1 + dlog 3ne bit string. The rst bit indicates whether the literal is positive or negative; the remaining bits index the name of the variable. Since there are n clauses there will be at most 3n di erent v ariable names. The encoding for a given 3SAT instance will be the concatenation of the encodings of each of its literals. This is a very simple reduction to compute; it is in AC 0 . 
Section Organization
Section 2 presents de nitions for the classes of reductions considered in this paper.
Section 3 presents our results about sets complete under NC 0 reductions, the gap theorem, the isomorphism theorem, and that it cannot be improved to Dlogtime-uniform reductions using our approach.
Section 4 presents some concluding remarks.
Basic De nitions and Preliminaries
We assume familiarity with the basic notions of many-one reducibility as presented, for example, in BDG88 . In this paper, only many-one reductions will be considered. A circuit family is a set fC n : n 2 Ng where each C n is an acyclic circuit with n Boolean inputs x 1 ; : : : ; x n as well as the constants 0 and 1 allowed as inputs and some number of output gates y 1 ; : : : ; y r . fC n g has size sn i f e a c h circuit C n has at most sn gates; it has depth dn if the length of the longest path from input to output in C n is at most dn. A family fC n g is uniform if the function n 7 ! C n is easy to compute in some sense. In this paper, we will consider only Dlogtime-uniformity BIS90 and P-uniformity Al89 in addition to non-uniform circuit families.
A function f is said to be in AC 0 if there is a circuit family fC n g of size n O1 and depth O1 consisting of unbounded fan-in AND and OR and NOT gates such that for each input x of length n, the output of C n on input x is fx. Note that, according to this strict de nition, a function f in AC 0 must satisfy the restriction that jxj = jyj = j fxj = jfyj. H o wever, the imposition of this restriction is an unintentional artifact of the circuitbased de nition given above, and it has the e ect of disallowing any i n teresting results about the class of sets isomorphic to SAT or other complete sets, since there could be no AC 0 -isomorphism between a set containing only even length strings and a set containing only odd length strings and it is precisely this sort of indi erence to encoding details that motivates much of the study of isomorphisms of complete sets. Thus we allow A C 0 -computable functions to consist of functions computed by circuits of this sort, where some simple convention is used to encode inputs of di erent lengths for example, 00" denotes zero, 01" denotes one, and 11" denotes end-of-string; other reasonable conventions yield exactly the same class of functions. For technical reasons, we will adopt the following speci c convention: each C n will have n k + k logn output bits for some k. The last k log n output bits will be viewed as a binary number r, and the output produced by the circuit will be the binary string contained in the rst r output bits. It is easy to verify that this convention is AC 0 -equivalent to the other convention mentioned above, and for us it has the advantage that only Olog n output bits are used to encode the length. It is worth noting that, with this de nition, the class of Dlogtime-uniform AC For technical reasons and for simplicity of exposition, we d o not allow a n N C 0 circuit C n to produce outputs of di erent lengths for di erent inputs of length n, although we do allow A C 0 and NC 1 circuits to do this by following the convention mentioned above. That is, if f is computed by N C 0 circuit family fC n g where each C n has sn output bits, then for all inputs x of length n, jfxj = sn. Our chief justi cation for imposing this restriction is that Theorem 10 shows that any set hard for NP or other complexity classes under AC 0 reductions using the less-restrictive convention allowing outputs of di erent lengths is in fact hard under NC 0 reductions using the more-restrictive convention. Thus we are able to obtain our corollaries about sets complete under AC are still more general than the rst-order projections considered in ABI93 .
For a complexity class C, a C-isomorphism is a bijection f such that both f and f ,1 are in C. Since only many-one reductions are considered in this paper, a C-reduction" is simply a function in C.
A language is in a complexity class C if its characteristic function is in C. This convention allows us to avoid introducing additional notation such a s F AC Proof. The forward direction is obvious. For the converse, assume that 3SAT is not in P. Consider the following encoding of a 3CNF formula with variables v 1 ; : : : ; v n . Note that there are only 8n 3 clauses on these variables that can possibly appear in any 3CNF formula. A formula can thus be encoded as a sequence of 8n 3 bits, with each bit denoting the presence or absence of the corresponding clause. Now consider the function f de ned by f ;ṽ = ; x where x is the string of length 8n 3 such that the ith bit of x is 1 i the ith bit of is 0 or the ith bit of is 1 and the corresponding clause evaluates to 1 when the variables are set according to the assignmentṽ. It is clear that f is length-increasing, and it is not hard to see that f is computed by a Dlogtime-uniform family of NC 0 circuits. Note that is in 3SAT i ; 1 j j is in the range of f, which can be detected in polynomial time if f is P-invertible.
Main Results

Superprojections
De nition 1 An N C 0 reduction fC n g is a superprojection if the circuit that results by deleting zero or more of the output bits in each C n i s a p r ojection wherein each input bit or its negation is mapped to some output. Stated another way, it is a superprojection if, for each input bit x i , there is an output bit whose value is completely determined b y x i . That is, this output bit is either x i or :x i .
Note that every superprojection has an inverse that is computable in AC 0 : On input y, w e w ant to determine if there is an x such that fx = y. The AC 0 circuit will have a subcircuit for each n j yj since a superprojection is by de nition one-one and lengthnondecreasing checking to see if there is such a n x of length n. This subcircuit will nd the n output bits that completely determine what x must be if such a n x exists, and then will check to see if fx = y.
Theorem 2 For every proper complexity class C, every set hard for C under P-uniform NC 0 reductions is hard under P-uniform one-one, length-squaring superprojections.
Proof. Let A be hard for C under NC 0 reductions. We shall show A to be hard under one-one length-squaring superprojections in two stages.
Stage 1: In the rst stage, we show that A is also hard under length-nondecreasing superprojections.
Take a n y set B in C. W e de ne a new set C, T C 0 -reducible to B, that is accepted by the following procedure:
On input y, let y = 1 k 0z. I f k does not divide jzj, then reject. Otherwise, break z into blocks of k consecutive bits each. Let these be u 1 u 2 u 3 : : : u p . Accept if there is an i, 1 i p, such that u i = 1 k . Otherwise, reject if there is an i, 1 i p, such that u i = 0 k . Otherwise, for each i, 1 i p, label u i as null if the number of ones in it is less than k=2; as zero if the number of ones in it are between k=2 and 3k=4; and as one otherwise. Let v i = if u i is null, 0 if u i is zero, and 1 otherwise. Let x = v 1 v 2 v p , and accept i x 2 B.
It is straightforward to see that C reduces to B via a Dlogtime-uniform NC 1 reduction.
Therefore, C 2 C by the closure properties of C. Since A is NC 0 -hard for C, there exists an NC 0 reduction of C to A. Let this be given by the family of circuits fD n g. In what follows, we will use the circuits D n reducing C to A to construct a projection reducing B to C with the property that the composition of these two reductions is a superprojection from B to A.
Let the depth of circuits in the family fD n g be bounded by the constant d and let c = 2 2 2 d . The projection from B to C will map strings of size n to strings of size 4c+1+4cm where m = On c the exact value of m will be given later. It will map string x, jxj = n, to the string 1 4c 0u 1 u 2 : : : u m where each u i is of size 4c, and where the string formed out of these u i s as described in the procedure de ning C i s x. W e show below h o w the values of the u i s are computed. In the discussion below, we refer to the u i s a s blocks.
Consider the circuit D 4c+1+4cm . Set the rst 4c+1 bits of the circuit to 1 4c 0 and consider the reduced circuit with 4cm unset input bits. Each output bit of this circuit depends on at most 2 d input bits. Let O be a maximal set of output bits satisfying the property that 1 each output bit in O depends on at least one input bit so there are no constant output bits in O, and 2 no two output bits in O depend on the same set of input bits. We rst show that jOj m=2 d . Suppose not. Since any output bit of the circuit depends on at most 2 d input bits, the bits in O depend on at most jOj 2 d m input bits. Also, any output bit of the circuit that is not in O can depend only on these input bits since otherwise it would have been included in O. T h us, there are fewer than m input bits, out of 4cm, on which the output of the circuit depends. This implies that there is one whole block of input bits, say u i , that does not a ect the output. Set all the blocks except u i to zero i.e., to a value with number of ones between 2c and 3c, e.g., 1 2c 0 2c . Now, setting u i to 1 4c or 0 4c keeps the output of the circuit identical, which is a contradiction since D 4c+1+4cm reduces strings of C to A.
Therefore, the size of O is r, for some r m=2 d :
1
We will start with this set O of output bits, and possibly remove some bits from O as the construction proceeds. The remaining input bits are denoted as usual with x 1 , : : : , x 4cm . W e view each output bit as the outcome of a bounded truth-table evaluation on the input bits on which i t depends. We need to be fairly precise here about how w e associate a truth table to each output bit. Consider one of the output bits in O, and consider the fan-in two circuit of depth d that computes this output bit. Order these input bits according to the index, with x i coming before x j if i j . If one of these 2 d input bits actually has no e ect on the value of the output, then remove that input bit and simplify the circuit computing the output bit accordingly, and let the number of input bits remaining be d 0 2 d . The truth table" for this output bit has variables v 1 ; : : : ; v d 0. The value of the output bit is obtained by plugging in the appropriate input bit for each v i . Note that there are at most 2 2 2 d = c di erent such truth-tables. We c hoose some truth-table, say , that is associated with a maximal number of output bits i.e., at least as many a s i s a n y other truth This Sun ower" is a collection of t sets from F with the property that, for all pairwise distinct sets S 1 ; S 2 ; S 3 ; S 4 in the sun ower, S 1 S 2 = S 3 S 4 . The set that one obtains by intersecting any t wo elements of the sun ower is called the core" of the sun ower. We now remove from O all of those output bits i such that S i is not in this sun ower. Thus jOj = t now.
Consider any t wo bits i and j that remain in O. S i and S j record the input bits on which output bits i and j depend, and note that the input bits in S i S j correspond to exactly the same variables in the truth table that determines how i and j depend on these inputs. Now, set the bits in the core of the sun ower to 0-1 values such that the truth-table does not become a constant this can always be done, because the truth table depends on all of its d 0 input bits. So now each output bit in O depends only on the input bits that are in the corresponding petal of the sun ower. We will process each petal of the sun ower in turn.
Consider the rst petal corresponding to output bit i 1 . Since setting the bits in the core did not make a constant, there is some bit z i 1 in this petal and some assignment o f f0,1g values to the other bits in the petal such that the output bit i 1 depends only on the value of z i 1 . Moreover, since the truth-table relating the output bits to petals is identical for all petals, we obtain a corresponding bit z i in each petal, along with an identical assignment to the remaining bits in each petal. There is a subtle point here. Although the sets in our sun ower F have pairwise intersection equal to the core of the sun ower, and thus the petals are each pairwise disjoint, this says only that a tuple j; x k;j can appear in at most one petal, but it does not say that a given input variable can appear in at most one petal although it does follow that a given input variable can appear in at most d 0 c di erent petals, each time paired with a di erent n umber j. In particular, it is certainly possible that the identical assignments to the remaining bits in each petal" referred to above will con ict with each other. We will show below h o w to deal with this. Call the bit z i the identi ed bit for the petal i.
Recall that our goal is to map a string x of length n to a string of the form 1 4c 0u 1 u 2 : : : u m where each u i is of size 4c, and where each u i is either null" or represents a single bit of x. Our overall approach is to map input bits of x to the identi ed bits z i in the petals of the sun ower. When we try to do this we h a ve to assign values to the bits in the core of the sun ower and to the other bits in the petals of the sun ower; this will cause us to make some of the blocks u i null", and it will cause us to remove some of the petals from O. We will succeed if we can show h o w to make this assignment and still end up with enough petals to encode all of the bits of x.
Process each output bit i 2 O in turn. Consider the unset bits in S i . Initially, none of the bits in S i are set. When we process the rst bit i in O we will set all of the bits in S i except for z i , including all of the bits in the core. When we process the other bits in O only the bits in the petal will be unset. For each of these bits other than z i , set this bit to the value discussed above so that output bit i depends only on the value of z i . This causes at most c , 1 bits to be set. Each of these bits is in some block u j . Consider any such block u j that contains one of these bits that has just been set but does not contain z i . Set the rest of the bits in such a block u j to zero. Note that this has the e ect of making block u j null, since the length of u j is 4c and we are setting at least 3c + 1 2c variables in this block to zero. We h a ve n o w set all blocks containing variables in S i except for the block u j i containing z i . This block contains at most c , 1 v ariables that have been set. Set the rest of the inputs in block u j i that is, set the variables in u j i other than z i so that there are exactly 3c ones and c , 1 zeroes in the block. This has the e ect of making the block depend on the identi ed bit: it is zero when the identi ed bit is zero and one otherwise. Thus far in processing petal i, w e h a ve set fewer than 4c 2 input bits at most 4c for each bit other than z i , and at most 4c,1 for z i . Some of the input bits we h a ve set including some of the bits in the petal just processed may be elements of other petals in our sun ower. Remove from O any output j such that its petal contains a bit that has been set in this way; remove also any j such that its petal contains the bit z i just processed. This causes O to lose fewer than 4c 3 output bits since each o f t h e 4c 2 bits can appear in at most c petals, and in the remaining sun ower, none of the bits in any petal has been set. Note that the end result of processing this element i 2 O is that we h a ve obtained an input bit z i such that the output bit i is a projection of z i . N o w repeat the process described above for the next bit remaining in O.
We repeat this process jxj times to obtain jxj such bits z i . In order for this to be possible, it is su cient for t to be at least 4c 3 j xj. This gives us a bound on m: m 2 d r by 1 2 d c s by 2 2 d c t c + 1 c! b y 3, and thus if we pick t to be 4c 3 j xj, it follows that it is su cient t o c hoose m to be c 00 j xj c for some constant c 00 depending on d. Recall that c depends on d.
So our reduction of B to C will, on input x of length n, identify bits z 1 ; : : : ; z n and map x i to bit z i , where the other bits of circuit D 4c+1+4cm are set according to the procedure listed above or if there are any remaining bits left unset by this procedure, we set those bits to zero, having the e ect of nullifying all remaining blocks not containing one of the z i s. This reduction of B to C is just a projection from B, since every output bit depends on at most one input bit. It maps a string of size n to one of size 4c + 1 + 4 cm with m = c 00 n c .
If we n o w consider the reduction from B to A that results by composing the projection from B to C with the reduction D 4c+1+4cm , w e note that the n bits that are determined by the z i are merely the projections of the input x, and the other bits are either xed or correspond to output bits that were deleted from O by the foregoing procedure, but nonetheless are still computed by the NC 0 circuit. Thus the reduction is a superprojection. It is somewhat tedious to verify that this reduction can be made P-uniform. First observe that can be found in logspace. Then observe that there are at most n c sets that could possibly be the core of the desired sun ower; exhaustively trying each such possible core in turn, and then using a greedy algorithm to nd a maximal collection of sets containing the core and with pairwise disjoint petals" will eventually uncover a sun ower of the desired size. The proof of the Sun ower Lemma given in BS90 shows that this approach will succeed. Finding the desired setting of the bits in the core and petals is easy. Then sequentially deleting the bits from the petals is straightforward.
Stage 2: It is clear at this point that the reduction of B to A described above is lengthnondecreasing and also 1-1 at least on strings of the same length. However, it may map strings of two di erent lengths to the same string. To take care of this problem, we add another stage of the construction.
Once more, we take a n y set B in C. Once more, we de ne a new set E AC 0 -reducible to B. The de nition of E is straightforward: E = fx10 k j x 2 B k 2 Ng: E is clearly in C and therefore there exists an NC 0 reduction of E to A that is a lengthincreasing superprojection. Let this reduction be given by the function f. W e know that for all x: jxj j fxj pjxj for some polynomial p. De ne a function r as follows: r0 = 1, and rt + 1 = prt + 1. And now de ne a reduction g of B to E as: gx = x10 k where k is the smallest number such that: k j xj 2 and jxj + 1 + k = rt for some t. F unction g can clearly be computed by a projection circuit, and so f g is an NC 0 reduction of B to A. It is length-increasing because g and f are both length-increasing. It is 1-1 also, which can be seen as follows: for any t wo strings x and y such that jgxj = jgyj, fgx 6 = fgy follows from the nature of f. And when jgxj jgyj then jfgyj pjgyj = prt for some t r t + 1 j gxj j fgxj.
Also note that, since g is length-squaring and f is length-nondecreasing, the resulting superprojection is at least length-squaring.
Checking P-uniformity of this step is trivial.
The following corollary the non-uniform case is a trivial consequence of the foregoing.
Corollary 3 Proof. First note that since a superprojection is an NC 0 reduction, it can be computed in depth two simply by expressing each output bit in DNF or CNF form.
Next note that because of the construction of Stage 2 of the proof of Theorem 2, we know that if A is complete for C under NC 0 reductions, then it is complete under superprojections f of the form h g where h is a superprojection when restricted to strings in the range of g, and strings in the range of g have the form y10 k . F urthermore, for each n there is an easily-computed m such that, for each string x of length n, i f f ,1 x exists, then there exist y and k such that jgyj = jy10 k j = m, f ,1 x = y, and hy10 k = x. The point here is that m depends only on n = jxj. Now to compute f ,1 for inputs of length n, i t su ces to consider the circuit computing h on inputs of length m. F or inputs x of length n, f ,1 x exists if and only if h ,1 x exists and is of the form y10 k for k in the correct range. If h ,1 x exists, then there are m bits of x that directly encode the bits of y10 k , since h is a superprojection.
Thus our circuit to compute f ,1 x rst takes the string y10 k that is available on the input level of the circuit as determined by m bits of input x and that is a candidate for h ,1 x. Then in depth two it computes hy10 k , and checks that all of the bits of hy10 k and x agree. This is an AND of several NC 0 predicates, and by expressing the NC 0 predicates in CNF and merging the two levels of AND gates we obtain a depth two circuit producing output y10 k if h ,1 x = y10 k . Since our goal is to produce output y and also output jyj in the length-encoding eld we obtain a depth three circuit by taking the OR over all possible values of r = jyj of the predicate h ,1 x = y10 k AND the last m , r bits of y10 k are in 10 ".
Corollary 5 For every proper complexity class C, all sets complete for C under P-uniform Proof. The main result in ABI93 , showing that all sets complete under rst-order projections are rst-order isomorphic, carries over also into the P-uniform setting, and the same proof also works for superprojections. We refer the reader to ABI93 for details, but we sketch some of the important steps here.
Let A and B be complete for C under NC 0 reductions. Thus there are superprojections f and g reducing A to B and reducing B to A, respectively. Our goal is to construct an isomorphism mapping A onto B. W e rst construct a depth four isomorphism between A and B, and then improve it to depth three. As in most other work constructing isomorphisms see BH77 for example, given an input x, w e will need to compute the length of the ancestor chain" of x, and output fx if the length of the chain is even, and output g ,1 x if the length of the chain is odd.
Note that if the k th ancestor exists, then just as in the case k = 1 in the proof of Corollary 4 the bits of the k th ancestor are available at the input level. Thus one can determine in depth three if the length of the ancestor chain is exactly r. Namely, for all k r the appropriate inverse image of the k th ancestor exists, and it does not exist for the r th ancestor. Now, the i th bit of the output would be This gives a depth six circuit, however, note that the top two levels are of fan-in two, and therefore, can be pushed down" and collapsed with the bottom two levels. This results in a depth four circuit.
To reduce the depth further, we observe that we do not need to explicitly check for the existence of the inverse at level two as is done in the proof of Corollary 4. Instead, we distribute this work to the top two levels: Let C k;m be the NC 0 circuit that outputs a sequence of ones i the k th ancestor exists and has length m. Let C 0 k be the depth two AC 0 circuit with top level AND gates that outputs a sequence containing at least one zero i the k th ancestor does not exist. To see how to construct C 0 k , note that if the k th ancestor does exist, then there is a k , 1 th ancestor z of some length m that is completely determined by n and k, and the k th ancestor is a string y where h ,1 z = y10 r where r cannot be too large. That is, in addition to the local consistency checks each bit of which can computed in NC 0 , the only other condition that must be checked is to say that the k th ancestor does not exist if h ,1 z = y10 r ends in too many zeros. This can clearly be checked by a CNF circuit. Let D r;l;m be the circuit computing The above corollary generalizes the result not only of ABI93 to a larger class of complete sets, but also the results of Ag94 . To see this, we observe that the complete sets under all the reducibilities considered in Ag94 are also complete under NLOG-uniform projections. It was shown in Ag94 that the complete sets under 1-L, 1-NL, and 1-omL reductions are also complete under forgetful 1-L, 1-NL, and 1-omL reductions respectively. A forgetful reducibility w as de ned there as one computed by a TM that, after scanning each bit of the input, ends up in a con guration that depends only on the size of the input|in particular, it is independent of the value of the bits scanned so far. It is easy to see that a forgetful TM computes a function that is a projection|the output of the TM during its scan of any input bit depends only on the bit and the length of the input; and thus every output bit depends on at most one input bit. And since all the three reducibilities 1-L, 1-NL, and 1-omL are subclasses of NLOG-reducibility, the corresponding forgetful TMs compute NLOG-uniform projections. Thus, these complete sets form a strict subclass of NC 0 -complete sets as it is straightforward to construct a set that is NC 0 -complete for any proper class but not complete under even non-uniform projections ABI93 .
The Gap Theorem and The Isomorphism Theorem 3.2.1 Random Restrictions of AC 0 reductions
An important tool will be the fact that when we randomly restrict the inputs to a circuit family computing an AC 0 function we obtain a circuit family computing an NC 0 reduction. This has been a folklore theorem since FSS84, Aj83 . Lemma 7 below is explicitly stated in Ar95 . The proof can be gleaned by suitable modi cations of any of several alternative presentations BS90, Fo95, B95 . The proof of a slightly stronger statement can be found in the appendix of this paper.
De nition: For a natural number a, a n a-random restriction a on m variables is a function independently assigning to each v ariable a value in f0; 1; g as follows: set it to 0 with probability 1 , m 1=a,1 =2, set it to 1 with probability 1 , m 1=a,1 =2, and set it to * with probability m 1=a,1 . Lemma 7 For any AC 0 reduction computed by a family of circuits fC m g, there exists an a 2 N such that, with probability 1 , o1, a n a-random restriction a on m variables transforms C m into an NC 0 -circuit with m 1=a input variables. In the appendix of this paper we prove a slightly stronger version of this, which to the best of our knowledge has been a folklore theorem. where block i consists of variables x ir+1 ; : : : ; x ir+r . Then with probability 1 , o1, an a-random restriction assigns * to at least three variables in each block. Since there are r blocks the probability that one of them gets fewer than 3 *'s is Or 3 e ,r = o1. It follows that all blocks get at least 3 *'s with probability 1 , o1.
All that is needed for the results of the following section is this easy consequence of the preceding two lemmas. The proof strategy will be similar to the one followed in Stage 1 of the proof of Theorem 2. As there, we de ne a set B 0 2 C , and use the AC 0 -reduction C n from B 0 to A as a starting point for a reduction from B to A. B 0 will have been chosen so that a suitable non-uniform restriction of C n will give u s a n N C 0 reduction from B to A. We de ne B 0 to be the set of strings accepted by the following procedure:
Corollary 9 For any AC
On input y, let y = 1 k 0z. Reject if k does not divide jzj. Otherwise, break z into blocks of k consecutive bits each. Let these be u 1 u 2 u 3 u q . F or each i, 1 i q, let v i = 0 i f t h e n umber of ones in u i equals 0 modulo 3; v i = 1 i f the number of ones in u i equals 1 modulo 3; and v i = otherwise. Accept i v 1 v 2 v q 2 B.
It is easy to see that B 0 is Dlogtime-uniform NC 1 reducible to B. Hence, by the de nition of proper complexity class, B 0 2 C . Since A is hard for C under AC 0 -reductions, there must exist an AC 0 circuit family C n computing a reduction from B 0 to A. Let d be a bound on the depth of the family C n . W.l.o.g. we can assume that C n takes n input bits and has no more than n d output bits. Recall that the nal Olog n bits are used to encode a number that indicates how many of the output bits to use in the reduction. We refer to these bits as the length-encoder bits".
Let a . We will now show h o w to extend m to obtain a further restriction of C 0 m having only q variables, and having the length-encoder bits set to constant v alues. We will call this new circuit family D q . This circuit family D q will be our NC 0 reduction from B to A. Each o f Olog n length encoder bits depends only on a constant n umber of remaining input bits. Thus, the encoder bits depend only on Olog n blocks. For each of these Olog n blocks, x all the remaining bits to constants so that the number of 1's in each block is 2 modulo 3 this is always possible because we h a ve at least 3 unset bits in each block. The length-encoder bits are xed and we still have 2 q , Ologq blocks that we have not tampered with. Pick all but the rst q blocks and also x their inputs so that the number of 1's in each of them is 2 modulo 3. For each of the remaining q blocks, set all but one bit in each block so that the total number of 1's in the block is 0 modulo 3 again this is possible since there are at least three unset bits in each block. The result is a circuit with exactly q input bits and a xed output size. That is, all of the length-encoder bits have been set to constant v alues by setting the bits on which they depend. Let this value be r. Thus we can delete the length encoder bits and all but the rst r output bits. Call this circuit family D q . Notice that it has size polynomial in q because q is n for some 0 and C n is of size polynomial in n. Also note that D q is obtained from C n by restricting attention to inputs of the form y = 1 2q 2a,1 0z, where z is a string with exactly q *'s. For any string x of length q, denote by yx the result of plugging the q bits of x into the q positions in z, and note that the algorithm for B 0 accepts yx if and only x 2 B because the algorithm for B 0 decodes z to obtain x.
Since C n reduces B 0 to A, w e see that D q reduces B to A. This is the desired NC 0 -reduction from B to A.
The Isomorphism Theorem
The Isomorphism Theorem is an immediate consequence of the Gap Theorem and Corollary 6. Note that this is, in some sense, a true analog of the Berman-Hartmanis conjecture, since it presents a natural notion of computation which then yields natural notions of reducibility and isomorphism and it shows that in this setting the complete sets coincide with the isomorphism type of the standard complete set.
In the rest of this section, we include a few observations that we hope will shed additional light on the original Berman-Hartmanis conjecture. For the purposes of this section, let us say that a set A is special if it has the property that the class of sets reducible to A via uniform AC 0 -reductions is equal to the class of sets reducible to A via reductions computed by uniform threshold circuits of depth ve.
2
Since AC 0 cannot compute the MAJORITY function computable by a depth one threshold circuit, clearly no nite set is special, and it is easy to construct many other sets that are not special.
On the other hand, any set A that is complete for NP under AC 0 -reductions clearly is special, since NP is exactly the class of sets reducible to A under either form of reducibility.
Are all sets that are complete for NP under polynomial-time reductions special? If so, then as we s k etch below, a non-uniform version of the Berman-Hartmanis Conjecture is true.
Let A be any set that is complete for NP under polynomial-time reductions. We observe rst of all that there is a set A 0 that is both 1. P-isomorphic to SAT, and 2. AC 0 -reducible to A. Let f be a polynomial-time reduction from SAT t o A, and let f be computed by a polynomial-time machine M. Let A 0 be the set f x ; y ; C 1 ; : : : ; C m j C 1 is an initial con guration of M on input x, each C i yields C i+1 via one computation step of M, C m is the nal con guration of M producing output y, and y 2 Ag. Since SAT is reducible to A 0 via a length-increasing and invertible reduction, it follows from BH77 that SAT i s P-isomorphic to A 0 .
If in addition A is special, then by Theorem 10 there is a non-uniform NC 0 reduction from A 0 to A, and by Theorem 2, there is a non-uniform superprojection reducing A 0 to A. In particular, this implies that there is a length-increasing and invertible P poly reduction from SAT t o A, and hence A is P poly-isomorphic to SAT. Most of the nonuniformity here can in fact be eliminated. The NC 0 reduction from A 0 to A can in fact be made DTIMEn log O1 n -uniform, by noting that the pseudorandom output produced by Nisan's generator Ni92 m ust frequently produce restrictions satisfying the condition of Corollary 9; we leave the details to the reader. It follows that, if A is special, then it is quasipolynomial-time isomorphic to SAT.
We do not view this as strong evidence in favor of the Berman-Hartmanis Conjecture, but we do feel that it casts the problem in a new light.
Uniform Versus Non-uniform Gap Theorems
Theorem 10 cannot be made Dlogtime-uniform. That is, there exist Dlogtime-uniform AC A L = fxz j z 2 Aĵ xj = jzĵ x = jzj L g: The set A L reduces to A via a Dlogtime-uniform AC 0 reduction: for inputs of size 2n, the reduction circuit computes the bit-vector n L this can be done by a Dlogtime-uniform AC 0 circuit since L 2 NTIMEn and the size of each of the rst n strings of is at most log n, compares it with the rst n bits of the input, and outputs the last n bits if all the bits match, and otherwise outputs some xed string not in A. F or inputs of odd size, the reduction circuit just outputs some xed string not in A. It is easy to see that the entire circuit can be made Dlogtime-uniform. Therefore, A L 2 C .
The set A reduces to A L via a Dlogtime-uniform AC 0 reduction: for input of size n, the reduction circuit rst outputs n L and then outputs the n input bits. This circuit too is a Dlogtime-uniform AC constant c 1 such that the length of the output produced on input x has length at least jxj=2 c . Let fC n g be such a reduction of the set 1 to A L .
We will now give a deterministic procedure that accepts L in linear time. On input x, jxj = n, the procedure considers the circuit C 2 n+2+c . This circuit, on input 1 2 n+2+c , m ust output a string in A L of size`with` 2 n+2 . Since the output is in A L , the rst`=2 bits of it are `=2 L , and therefore, the m th output bit of the circuit is L x where m is the position of the string x in the lexicographic order. This is because m 2 n+1 `=2.
The circuit C 2 n+2+c is a Dlogtime-uniform NC 0 circuit. Thus the following functions are computable in time logarithmic in input size in other words, in time linear in n: 2 n+2+c ; g ; R 7 ! g 0 , where g 0 is the name of the right input to gate g in C 2 n+2+c if g is a gate in C 2 n+2+c . The output is * if g is not a gate in C 2 n+2+c . 2 n+2+c ; g ; L 7 ! g 0 , where g 0 is the name of the left input to gate g in C 2 n+2+c if g is a gate in C 2 n+2+c . The output is * if g is not a gate in C 2 n+2+c . 2 n+2+c ; g 7 ! T, where T is the type of gate that g is, i.e., T 2 f AND, OR, NOT, INPUT, 0, 1g. Note that, since C 2 n+2+c takes input in 1 , all INPUT" gates are essentially constant 1 gates. Our procedure to determine if x is in L rst computes the number m such that m is the position of x in the lexicographic order. Then it determines g, the gate that computes the m th bit of circuit C 2 n+2+c . W e've established that such an output gate must exist. Using a reasonable notion of uniformity, w e should be able to compute the name of this output gate. Now it computes the right and left inputs to the gate g, right and left inputs of these two gates and so on until the entire tree for the gate g has been computed. Since this tree has constant height, this computation takes only linear time in n. Finally, the procedure computes the value output by the gate g. This can be done because it knows what sort of gates are in the tree of g, and that all of the inputs are either constants or, if they are circuit inputs, they are set to 1. The procedure accepts i this bit is 1.
Thus, L 2 DTIMEn. Since L was an arbitrary language in NTIMEn, we h a ve shown that NTIMEn = DTIMEn, which i s a c o n tradiction, since it is known that DTIMEn is properly contained in NTIMEn PPS83 .
The proof is now complete, except for the following technical lemma.
Lemma 1 Consider the circuit C n . I f w e set the rst input bit to 1, note that each remaining input bit must in uence at least one output bit, because if all bits are set to 1, C n must produce an element o f A as output, but if any bit is set to 0, then the output produced is not in A. The bound follows because there is some constant d such that each output bit depends on at most d input bits.
Conclusions
In closing, let us summarize our results. Berman and Hartmanis conjectured in BH77 that all sets complete for NP under poly-time many-one reductions are P-isomorphic. Following the lead of ABI93 w e h a ve considered the analogous question, where polynomial-time reductions and isomorphisms are replaced by A C 0 -computable reductions and isomorphisms. In ABI93 it was shown that all sets complete under AC We especially call attention to the following problems: 1. Assuming the existence of a function that is one-way i n a v ery strong average case sense, is it possible to construct a counter-example to the original Berman-Hartmanis conjecture?
2. Is there any natural class C larger than P such that there is a set hard for C under polynomial-time many-one reductions that is not hard under non-uniform superprojections?
3. Are there any natural classes C larger than P such that the classes of sets hard for C under a polynomial-time many-one reductions, and b uniform AC 
Appendix
In this appendix, we give a proof of Lemma 7. Although there are several people in the community who were already aware that established techniques can be used to prove this lemma, we h a ve been unable to nd a published statement of this fact, and hence we provide the proof for completeness.
In an earlier version of this work AA96 , the argument that was presented required a stronger lemma, stated in terms of blockwise" restrictions. Since this stronger version of the lemma may be useful in some other applications, we h a ve c hosen to include the proof of this stronger lemma in the appendix. Note that we h a ve not tried to obtain the best constants in this proof. Instead our goal was to make the proof as simple as possible. set all of the variables in that block to *, and for any v 2 f 0; 1g b , set the variables in the block to the vector v with probability 1 , n=b 1=a,1 =2 b . Note that the a-random restrictions used in Section 3.2 are 1-block restrictions.
We n o w restate Lemma 7 using the more general notion of block restriction.
Lemma 7 For any AC 0 reduction computed by a family of circuits fC n g, there exists an a 2 N such that for any constant b, with probability 1,o1, a n a-random b-block restriction a on n variables transforms C n into an NC 0 -circuit with n 1=a b-blocks of input variables.
Proof. Without loss of generality, the circuit family fC n g is of depth k 2 leveled meaning that the circuit has n inputs x 1 ; : : : ; x n , and n negated inputs :x 1 ; : : : ; :x n , and that these inputs feed into AND gates or OR gates, and that AND gates feed into OR gates, and vice-versa of bottom fan-in 1 meaning that the gates that x 1 ; : : : ; x n , and :x 1 ; : : : ; :x n feed into have fan-in only 1.
The constant a is chosen to be 5k , 1.
To simplify notation, we will assume throughout the proof that n is a multiple of b. Let m = n=b.
By a simple application of the Cherno bound see, e.g., AS92 , with probability 1 , o1, the number of b-blocks that are set to * is between . T h us it is su cient to show that, with probability 1 , o1, C n is transformed into an NC 0 -circuit, given that the number of blocks that are set to * lies within this range.
Since we will assume that at least m , 2m 1=a blocks are set to values in f0; 1g b , it will be convenient to consider the following process for picking the random restriction a . Oneby-one, a block i s p i c ked and set to a value in f0; 1g b with all unset blocks being equally likely, and all values in f0; 1g b equally likely after the block i s p i c ked. We will see that after m , 2m 1=a blocks have been set in this manner, the circuit C n will be transformed into an NC 0 -circuit with probability 1 , o1. This process will actually proceed in k , 1 stages, where the rst k , 2 stages each decrease the depth of the circuit by one with probability 1 , o1 this is guaranteed by Claim 15, and the nal stage changes the depth two circuit into an NC 0 -circuit with probability 1 , o1 this is guaranteed by Claim 16. Setting any additional blocks will not alter the fact that the circuit is transformed into an NC 0 -circuit. Thus, given that we are assuming that the number of blocks that are set to * lies within the acceptable range, this will prove the lemma.
More formally, let f k m = m k,2=k,1
, and let rm; k = m 1=4bk,1 b k,2 . Claim 15 shows that we can take a depth k circuit on m blocks, having bottom-fan-in rm; k, and by setting some of the blocks randomly, obtain a circuit that is equivalent to a depth k , 1 circuit with f k m blocks, having bottom fan-in rf k m; k , Before we can present the proofs of Claims 15 and 16, we will need some additional notation.
Let R`n ;b denote the set of all b-block restrictions to the variables x 1 ; : : : ; x n that have exactly`blocks of b variables unset. It will usually be the case that n and b are understood from context, and thus we will usually delete the subscripts. In our applications, s will be much larger than b, and n=b will be much larger than`, and thus R`, s is much smaller than R`. In particular, although at rst it may seem counterintuitive, a Kolmogorov-random element 2 R`has greater Kolmogorov complexity than any element 0 of R`, s even if 0 is the result of assigning values to some of the unset variables of . This simple fact is a key observation underlying the proof of the switching lemma.
In the following, we will not make a n y meaningful distinction between a circuit C n and the bit string that describes an encoding of C n . T h us given any circuit C n of size t, a n y gate in the circuit can be described using an additional log t bits, and thus a pair C n ; i is a description of the function computed by gate i of C n . If gate i is on level two o f C n and thus by our assumptions it is an OR of ANDs, where the ANDs are connected to input literals, then the pair C n ; i immediately gives a DNF formula F n;i where this formula lists the AND gates feeding into gate i listing them in the order in which they appear in C n where each AND gate is presented by the literals feeding into that gate where the ordering on the variables imposes an order on the literals.
Given any DNF formula F and restriction , Fj is the formula that results by 1 deleting from F all terms i.e., conjunction of literals that are made false by , and 2 replacing each remaining term C by the term Cj obtained by deleting from C all the literals that are satis ed by . It should be emphasized that this is a syntactic operation, and that Fj is a syntactic object. A formula with an empty term denotes the constant function 1; a formula with no terms denotes the constant function 0.
Given any DNF formula F, w e follow B95 and de ne the canonical decision tree for F denoted TF as follows.
1. If F has no terms, then TF is a single leaf labelled 0. 2. If the rst term in F is empty, then TF is a single leaf labelled 1. 3. If the rst term C 1 of F is not empty, then let F 0 be the rest of F i.e., F = C 1 _ F 0 . The decision tree TF begins by querying all of the variables that appear in any bblock containing a variable in C 1 . That is, if C 1 has r variables, the tree TF begins with a complete binary tree on the r 0 b rb variables in the r 0 blocks that contain variables appearing in C 1 . Each leaf v of this complete binary tree is reached by some path labelled by a restriction recording an assignment to the variables in C 1 . Each such n o d e v is the root of a subtree in TF given by TFj . For any that satis es C 1 , TFj is a single node labelled 1. For all other , TFj = TF 0 j . For a restriction ; let Dom denote ,1 f0; 1g; i.e., the variables set by : For S f x 1 ; : : : ; x n g; let j S denote the restriction j S x i = ; x i = 2 S; x i x i 2 S For a Boolean expression F; we will sometimes write F for Fj : Following B95 , we will show that for any Kolmogorov-random and for any DNF formula F, the height o f TFj denoted jTFj j is small.
It is easy to observe that if f is a Boolean function having a decision tree with height bounded by s, then it has a DNF formula with term size bounded by s. The disjuncts consist of the conjunctions, over all paths of the tree ending in 1, of the literals queried along those paths. Similarly, such a n f has a CNF formula with term size bounded by s since :f clearly has a small decision tree, and hence a DNF formula with small term size. Note that saying that jTFj is small is a much stronger statement than merely saying that the function computed by F has a decision tree with small height; this is because TF m a y well be a very ine cient decision tree.
Lemma 1 4 H astad Switching lemma There i s a c onstant c 4 such that, for any DNF formula F in n variables with terms of length at most r, and for any b and for any 0 s ` n=b, and for any 2 Rǹ ;b , i f K jF; n;`; s; b c 4 + n ,`b + sb log16r + log n=b , s ! then jTFj j s b .
At this point, we can present the proofs of the Claims 15 and 16.
Claim 15 Let C be a leveled circuit on m blocks with depth k 3 and with bottom fan-in r = rm; k, and having no more than 2 r gates at levels 2 and above. Then for all large n, with probability 1 , o1, a r andom b-block assignment a leaving f k m blocks unset has the property that Cj is computed by a depth k ,1 circuit with bottom fan-in rf k m; k ,1 and with no more than 2 rf k m;k,1 gates at level 2 and above.
Proof. of Claim 15 Assume without loss of generality that the bottom level gates are AND gates. The other case follows by DeMorgan's laws.
Let s = r = rm; k and let`= f k m. Note that for a randomly chosen in 2 Rǹ ;b , K jC; n;`; s; b is high. In particular, with probability 1 , 1= logn, we h a ve that K jC; n;`; s ; b n ,`b + log , m , log log n. Consider any of the gates on level two o f C, and consider the DNF formula F represented by this gate. Before we go further, we m ust argue that K jF; n;`; s; b c 4 + n ,`b + sb log16s + log n=b , s ! and that we can therefore appeal to the Switching Lemma.
Since there are most 2 s gates at level two o f C, it is easy to see that K jC; n;`; s; b K jF; n;`; s; b + c 5 + s. The constant c 5 is enough bits to say count the number p of gates in C at level 2 and above, and use the next dlog pe s bits to identify one of the OR gates on level two o f C. Construct the DNF formula F computed by this gate, and then use the remaining bits of information to construct from F." Thus K jF; n;`; s; b K jC; n;`; s; b, c 5 , s n ,`b + log , m , c 5 , s , log log n: This value is bounded below b y c 4 + n ,`b + sb log16s + log , the hypothesis of the Switching Lemma is satis ed for all large n. Now the claim follows immediately from the Switching Lemma.
of Claim 16 Thus it will su ce to give a proof of the Switching Lemma.
Proof. of the Switching Lemma Let F;`; s; n; t; be as in the hypothesis of the lemma. We will prove the contrapositive. That is, we'll show that if TFj contains a path of length at least sb, then K jF; n;`; s; b c 4 + n ,`b + sb log16r + log , n=b ,s .
The strategy is to construct 0 2 R`, s extending i.e., xing more variables, such that K j 0 ; F ; ; s ; b is not much bigger than K 0 jF; n;`; s; b. As we observed above, K 0 jF; n;`; s; b is small, because R`, s is small.
Let 2 R`and let be any path in TFj h a ving length at least sb. Note that we may view as a restriction namely the restriction that gives to the sb variables queried along the value determined along path , and leaving the other n , sb variables unset.
We n o w de ne sequences of restrictions 1 ; 2 ; : : : and 1 ; 2 ; : : : where each i in turn is decomposed into i = 0 i 00 i , where Dom 0 i = Dom i . Our goal is to de ne 0 = 1 00 1 2 00 2 : : : k 00 k in such a w ay that is easy to retrieve from 0 . Let C i 1 be the rst term in F that is not set to 0 by . Such a term must exist, since otherwise the height o f TFj w ould be zero; by the same observation, C i 1 j is not empty. Thus C 1 j is the rst term of Fj . Let S 1 be the set of variables in C i 1 j , and let 1 be the unique restriction of the variables in S 1 that satis es C i 1 j . Thus, S 1 = Dom 1 . Let P be the set of variables that are in b-blocks containing an element o f S 1 , and let P 1 = P n S 1 . Note that, by the de nition of the canonical decision tree, P Dom, since the tree queries all variables in each block touched by a term. Let 0 1 = j S 1 and 00 1 = j P 1 , and let 1 = j P , so that 1 = 0 1 00 1 . Note that 1 is a pre x of path . If 1 is in fact all of , then the rst part of the construction is over. Otherwise, by the de nition of the canonical decision tree, it must be the case that there must be some C i 2 that is the rst term in F that is not set to zero by 1 , and C i 2 j 1 is the rst term of Fj 1 , and it is this term that is explored next in the decision tree along path . A s a b o ve, let 2 be the unique assignment to the variables S 2 in C i 2 j 1 that satis es this term, let P 2 be the other variables in the blocks touched by S 2 and let 0 2 = j S 2 and 00 2 = j P 2 . Continue in this way u n til the entire path is processed, maintaining the property that clause C i h is the rst term of F not falsi ed by 1 : : : h,1 , and 1 : : : h,1 h satis es C i h . It is important to observe also that each set S h is nonempty.
Note that, since the length of is at least sb, i t m ust touch at least s b -blocks. A slight problem is caused by the fact that may touch more than s blocks. Since we w ant 0 to be in R`, s , w e simply consider the rst stage k such that 1 : : : k,1 k touches at least s b-blocks, and rede ne S k to be the initial sequence of variables in clause C i k up through the s th block touched, de ne P k to be the other variables in those blocks, and rede ne k to be the setting to those variables that does not falsify the clause, 0 k = j S k , and 00 k = j P k . Note that k s. By setting 0 equal to 1 00 1 2 00 2 : : : k 00 k , w e h a ve de ned the desired element o f R`, s n;b . We n o w w ant to show that is easy to recover from 0 . T o do this, we de ne a sequence 1 ; : : : ; k , where each h describes how h and 0 h di er. Each h is a string of length r recall that r is the bottom fan-in of the circuit C o ver the alphabet f0; 1; g, de contains at least one symbol that is not a . The total number of non-* symbols is at least s and no more than sb since the h 's together touch exactly s blocks. Let = 1 : : : k ; thus is a string of length kr sr. W e will pad with *'s at the end to obtain a string 0 of length exactly sr.
Observe that, for some constant c 2 , K 0 js; b; r c 2 + sb3 + log r. This is because 0 is of the form j 1 ,1 b 1 j 2 ,1 b 2 : : : jv,1 b v : : : where each b h 2 f 0; 1g, and v bs and each j h 2r since no h is all *'s. Note that many of the numbers j h may be equal to zero. By making j v+1 = : : : j bs = 0 and making b v = : : : = b bs we can encode 0 using exactly bs such n umbers. Thus we can encode 0 as a sequence of exactly bs numbers j h of exactly dlog re + 1 bits, and a bit string of exactly bs bits encoding the b h 's.
Now w e claim that, for some constant c 4 , K jF; n;`; s; b c 4 + n ,`b + sb log16r + log n=b , s
To see this, note that 0 can be described with c 1 + n ,`b + sb + log , n=b ,s bits. Since r can be obtained from F, 0 can be described with c 2 + sb3 + log r bits. The bound on the Kolmogorov complexity o f now follows from an additional c 3 bits of information, encoding the following instructions:
Find the rst clause C i 1 in F that is not made false by 0 . Note that 1 makes C i 1 true, and the further assignments made by 0 cannot change this. 
